

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : <b>H01L 21/311</b>	A1	(11) International Publication Number: <b>WO 99/33097</b> (43) International Publication Date: <b>1 July 1999 (01.07.99)</b>
(21) International Application Number: <b>PCT/US98/26499</b> (22) International Filing Date: <b>11 December 1998 (11.12.98)</b>  (30) Priority Data: 08/996,071 22 December 1997 (22.12.97) US		(81) Designated States: JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
<p><b>Published</b> <i>With international search report.</i></p> <p>(71) Applicant: LAM RESEARCH CORPORATION [US/US]; 4650 Cushing Parkway, Fremont, CA 94538-6470 (US).</p> <p>(72) Inventors: BUI-LE, Giao, Quynh; 2298 Dolores Avenue, Santa Clara, CA 95050 (US). ARIMA, John, Y.; 40482 Carmelita Court, Fremont, CA 94539 (US).</p> <p>(74) Agents: NGUYEN, Joseph, A. et al.; Beyer &amp; Weaver, LLP, P.O. Box 61059, Palo Alto, CA 94306 (US).</p>		
<p>(54) Title: IMPROVED TECHNIQUES FOR ETCHING AN OXIDE LAYER</p> <p>(57) Abstract</p> <p>A method for etching a substrate having thereon a silicon dioxide-containing layer disposed above a TiN layer is disclosed. The method includes positioning the substrate in the plasma processing chamber. There is also included flowing an etchant source gas that includes CO, CHF<sub>3</sub>, neon and N<sub>2</sub> into the plasma processing chamber. Further, there is included forming a plasma out of the etchant source gas within the plasma processing chamber to cause etching of the silicon-dioxide-containing layer.</p> <pre>graph TD; START([START]) --&gt; PROVIDE[Provide A Substrate Having Thereon A Silicon Dioxide-Containing Layer Disposed Above A TiN Layer]; PROVIDE --&gt; ETCHE[Etch The Silicon Dioxide-Containing Layer In A Plasma Processing Chamber Using An Etchant Source Gas That Includes Co, CHF3, Ne, And N2]; ETCHE --&gt; POST[Post-Etch Processing]; POST --&gt; END([END]);</pre>		

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Alibanla	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

IMPROVED TECHNIQUES FOR ETCHING AN OXIDE LAYER

5

BACKGROUND OF THE INVENTION

10        The present invention relates to the fabrication of semiconductor integrated circuits (IC's) and flat panel displays. More particularly, the present invention relates to improved methods and apparatus for etching through the silicon dioxide-containing layer of a substrate during semiconductor device fabrication.

15        In the fabrication of semiconductor devices, different layers may be deposited, patterned, and etched to form the desired structures on the substrate (i.e., a glass panel or a semiconductor wafer). In some semiconductor devices, titanium nitride (TiN) is often employed as an etch stop layer during the etching of an overlying silicon dioxide-containing layer or as an antireflective coating (ARC) layer. By way of example, when the TiN layer is employed under a silicon  
20        dioxide-containing layer, such as a PETEOS (plasma enhanced tetraethylorthosilicate), BSG (boron-doped silicate glass), USG (undoped silicate glass), BPSG (borophosphosilicate glass), or the like, the TiN material may serve as an etch stop during a via etch through the silicon dioxide-containing layer. Thereafter, the TiN material may serve as a barrier or glue material between the  
25        subsequently deposited tungsten or aluminum plugs and any underlying metal layer (e.g., copper or aluminum).

30        To facilitate discussion, Fig. 1 illustrates a cross section view of some exemplary layers of a substrate. With reference to the figures herein, it should be noted that other additional layers above, below, or between the layers shown may be present. Further, not all of the shown layers need necessarily be present and some or all may be substituted by other different layers. In Fig. 1, there is shown

an underlying layer 102, representing any layer or layers that may underlie a TiN layer on a substrate. For example, underlying layer 102 may represent the substrate itself or may represent layers subsequently deposited and etched prior to the deposition of a TiN layer 104. TiN layer 104 is shown disposed between 5 underlying layer 102 and a subsequently deposited silicon dioxide-containing layer 106. Although the layers of Fig. 1 has not been shown to scale to facilitate ease of illustration, TiN layer 104 is typically much thinner than silicon dioxide-containing layer 106.

In some cases, it is often desirable to etch through silicon dioxide-containing layer 106 down to the interface between silicone dioxide-containing layer 106 and TiN layer 104 without etching completely through TiN layer 104. 10 In these cases, TiN layer 104 may function as the etch stop layer, i.e., it is desirable that the etching stops before TiN layer 104 is etched through. As semiconductor devices density increases over time, however, it becomes 15 increasingly difficult to etch, using prior art etch techniques, through silicon dioxide-containing layer 106 without damaging underlying TiN layer 104. This is because the TiN layer is typically quite thin in modern high density semiconductor devices since a thinner TiN layer is more conducive to the manufacture of high density devices.

20 In the prior art, the etching of the oxide layer (i.e., the silicon dioxide-containing layer) was typically accomplished using a  $C_xF_y$  chemistry (e.g.,  $CF_4$ ,  $C_2F_6$ ,  $CF_8$ , or the like). The  $C_xF_y$  chemistry was selected primarily for its high etch rate through the oxide layer. By way of example, the prior art  $C_xF_y$  chemistry typically etches through the oxide layer at a rate of greater than about 25 2,000 angstroms per minute. Unfortunately, the  $C_xF_y$  chemistry has a relatively low selectivity toward TiN. That is, the prior art  $C_xF_y$  chemistry also etches the TiN material at a relatively significant etch rate. For example, the  $C_xF_y$  chemistry typically has an oxide-to-TiN selectivity in the range of 7 to 1 to 10 to 1 (i.e., the  $C_xF_y$  etches through the oxide material 7 to 10 times as fast as it etches through 30 the TiN material).

In Fig. 2, a trench 108 is etched through silicon dioxide-containing layer 106. TiN layer 104 is intended as the etch stop layer and should have stopped the oxide etch before the oxide etch proceeds through to underlying layer 102.

Nevertheless, the low TiN selectivity of the prior art chemistry causes TiN layer 104 of Fig. 2, which is quite thin to enable the semiconductor devices to pack closely together, to be completely etched through under trench 108. When the TiN layer is inadvertently etched through, the bottom of trench 108 may present 5 an irregular topology to subsequent processes, which may cause the fabricated devices to fail due to, for example, unintended misalignment of layers. Further, the absence of the TiN barrier material at the bottom of the trench may cause ion leakage and/or other unintended electrical characteristics in the fabricated devices. In a typical situation, TiN layer 104 may be etched through either during the main 10 oxide etch step or during the oxide over-etch step.

The low oxide-to-TiN selectivity of the prior art  $C_xF_y$  chemistry also poses significant problems during the etching of multi-level oxide layers. To facilitate discussion, Fig. 3 depicts a multi-level oxide structure 300, including a multi level oxide layer 302. For illustration purposes, multi-level oxide layer 302 includes a 15 thick region 304 and a thin region 306 although other regions of various thicknesses may also be present within multi-level oxide layer 302. Multi-level oxide layer 302 is disposed on TiN layer 104, which is intended to function as an etch stop during the etching of multi-level oxide layer 302. For consistency, underlying layer 102 is also shown disposed below TiN layer 104.

20 In some cases, it may be desirable to simultaneously create vias in thick region 304 and thin region 306 of multi-level oxide layer 302. Since thin region 306 is thinner than thick region 304, via etching in thin region 306 may be completed before the oxide material in thick region 304 is completely etched through. If the oxide etch is allowed to continue to facilitate etching of the via in 25 thick region 304, the low oxide-to-TiN selectivity of the prior art  $C_xF_y$  chemistry may undesirably etch through the TiN material within the via in thin region 306.

On the other hand, if the oxide etch step is shortened to prevent damage to the TiN material underneath the via in thin region 306, the via through thick region 304 of multi-level oxide layer 302 may not be completely etched through. 30 As is apparent, the low oxide-to-TiN selectivity of the prior art chemistry poses serious problems while etching multi-level oxide layers of modern high density ICs.

In view of the foregoing, there are desired improved techniques for etching through the oxide layer during the manufacture of semiconductor devices. The improved techniques preferably provide a high oxide-to-TiN selectivity to substantially reduce damage to the underlying TiN layer during oxide etching.

SUMMARY OF THE INVENTION

The invention relates, in one embodiment, to a method for etching a substrate in a plasma processing chamber. The substrate has thereon a silicon dioxide-containing layer disposed above a TiN layer. The method includes positioning the substrate in the plasma processing chamber. There is also included flowing an etchant source gas that includes CO, CHF<sub>3</sub>, neon and N<sub>2</sub> into the plasma processing chamber. Further, there is included forming a plasma out of the etchant source gas within the plasma processing chamber to cause etching of the silicon-dioxide-containing layer.

In another embodiment, the invention relates to a method for preventing damage to an underlying TiN layer while etching a multi-level silicon dioxide-containing layer in a plasma processing chamber. The multi-level silicon dioxide-containing layer is disposed above the TiN layer on a substrate. The multi-level silicon dioxide-containing layer includes a thin region and a thick region. The method includes forming a photoresist mask above the multi-level silicon-dioxide-containing layer. The photoresist mask has therein a first via opening above the thin region and a second via opening above the thick region.

The method further includes disposing the substrate, including the photoresist mask, in the plasma processing chamber. There is also included flowing an etchant source gas that includes CO, CHF<sub>3</sub>, neon and N<sub>2</sub> into the plasma processing chamber. Additionally, there is included providing power to electrodes of the plasma processing chamber to form a plasma out of the etchant source gas, thereby causing etching of the multi-level silicon dioxide-containing layer through the first via opening and the second via opening. During etching, the flow rates of the CO, the CHF<sub>3</sub>, the neon and the N<sub>2</sub> are configured to permit the multi-level silicon dioxide-containing layer to be completely etched through in the thick region without damaging the TiN layer under the thin region of the multi-level silicon dioxide-containing layer.

In yet another embodiment, the invention relates to a method for forming an integrated circuit. The method includes providing a semiconductor wafer

having thereon a silicon dioxide-containing layer disposed above a TiN layer. There is also included positioning the semiconductor wafer in a plasma processing chamber. Additionally, there is included flowing an etchant source gas that includes CO, CHF<sub>3</sub>, neon and N<sub>2</sub> into the plasma processing chamber. Further, 5 there is included forming a plasma out of the etchant source gas within the plasma processing chamber to cause etching of the silicon-dioxide-containing layer.

These and other features of the present invention will be described in more detail below in the detailed description of the invention and in conjunction with the following figures.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

5

To facilitate discussion, Fig. 1 illustrates a cross section view of some exemplary layers of a substrate, including the silicon dioxide-containing layer and the underlying TiN layer.

In Fig. 2, a trench is etched through silicon dioxide-containing layer of Fig.  
10 1.

Fig. 3 depicts an exemplary multi-level oxide structure, including a multi level oxide layer.

Fig. 4 illustrates a triode-type plasma processing system, representing a plasma processing system suitable for use with the inventive CO/CHF<sub>3</sub>/neon/N<sub>2</sub>  
15 oxide etch technique.

Fig. 5 illustrates, in accordance with one embodiment of the present invention, the steps involved in etching a substrate having thereon an oxide layer disposed above a TiN layer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings.

5 In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not 10 unnecessarily obscure the present invention.

In accordance with one aspect of the present invention, the aforementioned TiN damage issue is substantially alleviated by etching the oxide layer (i.e., the silicon dioxide-containing layer) with a novel chemistry that includes CO, CHF<sub>3</sub>, neon and N<sub>2</sub> in a plasma processing system. In a preferred embodiment, the 15 inventive chemistry is employed to etch through the oxide layer in a triode-type plasma processing system such as the Lam 9500™ plasma processing system available from Lam Research Corp. of Fremont, California. However, it is contemplated that the inventive oxide etch technique, using the inventive CO/CHF<sub>3</sub>/neon/N<sub>2</sub> chemistry, may be performed in any of the known plasma 20 processing apparatuses including, but not limited to, those adapted for dry etching, plasma etching, reactive ion etching, magnetically enhanced reactive ion etching, electron cyclotron resonance etching, or the like. Note that this is true irrespective of whether energy to the plasma is delivered through capacitively coupled parallel electrode plates, through ECR microwave plasma sources, or 25 through inductively coupled RF sources such as helicon, helical resonators, and transformer coupled sources (either planar or non-planar). These processing systems, among others, are readily available commercially from a number of vendors including the aforementioned Lam Research Corp.

To facilitate discussion, Fig. 4 illustrates a triode-type plasma processing 30 system 402, representing a plasma processing system suitable for use with the

inventive CO/CHF<sub>3</sub>/neon/N<sub>2</sub> oxide etch technique. Referring now to Fig. 4, triode-type plasma processing system 402 includes a chamber 404. Within chamber 404, there is disposed an upper electrode 406 and a lower electrode 408. In the embodiment of Fig. 4, upper electrode 406 represents a combination 5 electrode/gas distribution plate mechanism through which etchant source gases entering through port 410 is distributed into chamber 404 through apertures 412.

Above lower electrode 408, there is disposed a substrate 414, representing, for example, a glass panel or a semiconductor wafer having thereon an oxide layer to be etched. Upper electrode 406 and lower electrode 408 are powered by an RF 10 power source 420, which provides radio frequency (RF) power to the electrodes via appropriate matching and/or capacitive blocking networks (conventional and not shown to simplify the illustration). In one embodiment, the frequency range of RF power source 420 is about 13.56 MHz although other suitable RF frequency ranges may also be employed.

15 Between upper electrode 406 and substrate 414, there is disposed a grounded anode 422. In embodiment of Fig. 4, grounded anode 422 represents a grounded hollow anode, i.e., a grounded grid having therein a plurality of apertures or aberrations. During plasma etching, grounded anode 422 helps improve the etch uniformity on substrate 414 by more uniformly distributing the 20 ions over the surface of substrate 414.

To prepare for oxide etching, substrate 414 having thereon an oxide layer disposed above a TiN layer is introduced into chamber 404 and positioned on top of lower electrode 408. The inventive CO/CHF<sub>3</sub>/Neon/N<sub>2</sub> etchant source gas is then flowed through port 410. When RF power is supplied to upper electrode 406 25 and lower electrode 408, a remote plasma cloud is struck in between upper electrode 406 and the grounded anode 422, and a reactive ion etching (RIE) plasma cloud is ignited within the region between grounded anode 422 and substrate 414 to etch the exposed surface of substrate 414. The reaction creates volatile byproducts, which are then exhausted away through exhaust port 450. 30 The oxide etch step ends after a predetermined time has elapsed or when an appropriate monitoring apparatus (such as an optical wavelength monitor) detects that the oxide material has been etched through.

While not wishing to be bound by theory, it is believed that the formation of titanium oxide over the TiN surface contributes to the high oxide-to-TiN selectivity of the inventive CO/CHF<sub>3</sub>/Neon/N<sub>2</sub> oxide etching technique. The titanium oxide is believed to be formed as CO reacts with TiN. Alternatively or 5 additionally, it is believed that the reactions between CHF<sub>3</sub>, CO<sub>2</sub>, COF<sub>2</sub> and SiF<sub>4</sub> generate CF<sub>2</sub>, CF<sub>x</sub>, and CHF<sub>x</sub> polymers. Some of the polymers formed (believed to be fluorocarbon or hydrofluorocarbon) may block the etching of the underlying TiN layer during oxide etching. When so blocked, TiN erosion is retarded to a significant degree. Alternatively or additionally, it is believed that as the oxide 10 material is removed in the via and the TiN material is exposed to the reactive species, titanium will be sputtered onto the side walls of the via and catalyze the formation of polymer to block TiN etching. Alternatively or additionally, neon is believed to play a role in controlling the RIE lag (i.e., reducing the disparity in the etch rate in the open region of the substrate versus the etch rate in the narrow 15 region). N<sub>2</sub> is believed to help remove polymer residues and is also believed to play a role in RIE lag control.

Examples

In one example, an 8-inch wafer having thereon a 600 angstroms thick layer of TiN and a multi-level PETEOS layer of 7,000 angstroms thick and 14,000 20 angstroms thick is disposed in the aforementioned Lam 6500™ plasma processing system. Table 1 illustrates the approximate parameters for use in the oxide main etch step while etching through the oxide layer on the sample wafer.

	Suitable Range	Preferred Range	Preferred Value
Time (seconds)	80-120	90-110	100
CHF <sub>x</sub> flow (sccm)	35-65	45-55	50
CO flow (sccm)	25-45	30-40	35
Neon flow (sccm)	180-220	190-210	200
N <sub>2</sub> flow (sccm)	20-40	25-35	30
Upper Electrode Temp (°C)	15-25	18-22	20
Lower Electrode Temp (°C)	8-16	10-14	12
Power (Watts)	400-700	500-600	550
Pressure (mTorr)	125-175	140-160	150

**TABLE 1**

Table 2 illustrates the approximate parameters for use in the oxide over-etch step while etching through the oxide layer on the sample wafer.

	Suitable Range	Preferred Range	Preferred Value
Time (seconds)	80-120	90-110	100
CHF <sub>3</sub> flow (sccm)	20-40	25-35	30
CO flow (sccm)	40-70	50-60	55
Neon flow (sccm)	180-220	190-210	200
N <sub>2</sub> flow (sccm)	20-40	25-35	30
Upper Electrode Temp (°C)	15-25	18-22	20
Lower Electrode Temp (°C)	8-16	10-14	12
Power (Watts)	400-700	500-600	550
Pressure (mTorr)	125-175	140-160	150

Fig. 5 illustrates, in accordance with one embodiment of the present invention, the steps involved in etching a substrate having thereon an oxide layer disposed above a TiN layer. In step 502, a substrate having thereon an oxide layer disposed above a TiN layer is provided and positioned within the plasma processing chamber. In step 504, the oxide layer is etched using the inventive CO/CHF<sub>3</sub>/neon/N<sub>2</sub> chemistry of the present invention. In one embodiment, the parameters employed in step 504 is substantially similar to those disclosed in Tables 1 and 2. However, the disclosed parameters may be optimized and/or varied to suit the requirements of a particular substrate size, a particular oxide layer (both in composition and in thickness), a particular TiN layer (both in composition and thickness) and/or a specific plasma processing system.

In step 506, the substrate may undergo additional processing steps that are conventional in nature. Thereafter, the finished substrate may be processed into dies which may then be made into IC chips or processed to form a flat panel display. The resulting IC chip(s) or flat panel display(s) may then be incorporated into an electronic device, e.g., any of the well known commercial or consumer electronic devices, including digital computers.

The inventive CO/CHF<sub>3</sub>/neon/N<sub>2</sub> oxide etch chemistry advantageously yields, in the experiments conducted, a high oxide-to-TiN selectivity relative to prior art C<sub>x</sub>F<sub>y</sub> chemistry. Scanning electron microscope (SEM) photographs reveal that the oxide-to-TiN selectivity may be greater than about 50 to 1 or even greater than about 60 to 1. This is a significant improvement over the typical 7 to 1 to 10 to 1 oxide-to-TiN selectivity observed when the prior art C<sub>x</sub>F<sub>y</sub> chemistry is employed.

Further, analysis of SEM photographs reveals that the high oxide-to-TiN selectivity is achieved without compromising proper etch profile, critical dimension (CD) control, RIE lag, selectivity to photoresist, and/or residue control. As can be appreciated by those skilled in the art, the underlying TiN layer is advantageously protected during the oxide etching process due to the high oxide-to-TiN selectivity. Further, the high oxide-to-TiN selectivity advantageously permits a high degree of over-etch during the oxide etch step. The ability to

perform an extended over-etch is advantageous in etching a multi-level oxide layer since it preserves the TiN material within the via in the thin oxide region while allowing the oxide material in the thick region of the multi-level oxide layer to be completely etched through.

5        While this invention has been described in terms of several preferred embodiments, there are alterations, permutations, and equivalents which fall within the scope of this invention. It should also be noted that there are many alternative ways of implementing the methods and apparatuses of the present invention. It is therefore intended that the following appended claims be

10      interpreted as including all such alterations, permutations, and equivalents as fall within the true spirit and scope of the present invention.

What is claimed is:

1. A method for etching a substrate in a plasma processing chamber, said substrate having thereon a silicon dioxide-containing layer disposed above a  
5 TiN layer, said method comprising:
  - positioning said substrate in said plasma processing chamber;
  - flowing an etchant source gas that includes CO, CHF<sub>3</sub>, neon and N<sub>2</sub> into said plasma processing chamber; and
  - forming a plasma out of said etchant source gas within said plasma  
10 processing chamber to cause etching of said silicon-dioxide-containing layer.
2. The method of claim 1 wherein said substrate is a semiconductor wafer.  
15
3. The method of claim 1 wherein said substrate is a glass panel.  
4. The method of claim 1 wherein said silicon dioxide-containing layer represents a tetraethylorthosilicate (TEOS) layer.  
20
5. The method of claim 1 wherein said etchant source gas consists essentially of CO, CHF<sub>3</sub>, neon and N<sub>2</sub>.  
25
6. The method of claim 5 wherein a flow ratio of said CHF<sub>3</sub> to said CO is about 1.1 to 1.8.  
7. The method of claim 5 wherein a flow ratio of said CHF<sub>3</sub> to said neon is about 0.2 to 0.3.  
30
8. The method of claim 5 wherein a flow ratio of said CHF<sub>3</sub> to said N<sub>2</sub> is about 1.5 to 2.0.

9. The method of claim 5 wherein said plasma processing chamber represents a triode-type plasma processing chamber having therein a grounded hollow anode.

5 10. The method of claim 1 wherein said substrate represents a substrate for forming integrated circuits (ICs).

11. A method for preventing damage to an underlying TiN layer while etching a multi-level silicon dioxide-containing layer in a plasma processing chamber, said multi-level silicon dioxide-containing layer being disposed above said TiN layer on a substrate, said multi-level silicon dioxide-containing layer including a thin region and a thick region, said method comprising:  
10 forming a photoresist mask above said multi-level silicon-dioxide containing layer, said photoresist mask having therein a first via opening above said thin region and a second via opening above said thick region;  
15 disposing said substrate, including said photoresist mask, in said plasma processing chamber;  
flowing an etchant source gas that includes CO, CHF<sub>3</sub>, neon and N<sub>2</sub> into said plasma processing chamber; and  
20 providing power to electrodes of said plasma processing chamber to form a plasma out of said etchant source gas, thereby causing etching of said multi-level silicon dioxide-containing layer through said first via opening and said second via opening, flow rates of said CO, said CHF<sub>3</sub>, said neon and said N<sub>2</sub> being configured permit said multi-level silicon dioxide-containing layer to be completely etched  
25 through in said thick region without damaging said TiN layer under said thin region of said multi-level silicon dioxide-containing layer.

12. The method of claim 11 wherein said etchant source gas consists essentially of CO, CHF<sub>3</sub>, neon and N<sub>2</sub>.

30 13. The method of claim 12 wherein a flow ratio of said CHF<sub>3</sub> to said CO is about 0.4 to 0.6.

14. The method of claim 12 wherein a flow ratio of said CHF<sub>3</sub> to said neon is about 0.1 to 0.2.

15. The method of claim 12 wherein a flow ratio of said CHF<sub>3</sub> to said 5 N<sub>2</sub> is about 0.8 to 1.4.

16. The method of claim 12 wherein said plasma processing chamber represents a triode-type plasma processing chamber having therein a grounded hollow anode.

10

17. The method of claim 11 wherein said substrate is a semiconductor wafer.

15

18. The method of claim 11 wherein said silicon dioxide-containing layer represents a tetraethylorthosilicate (TEOS) layer.

19. The method of claim 11 wherein said substrate represents a substrate for forming integrated circuits (ICs).

20

20. The method of claim 11 wherein said substrate represents a substrate for forming a flat panel display.

25

21. A method for forming an integrated circuit, comprising:  
providing a semiconductor wafer having thereon a silicon dioxide-containing layer disposed above a TiN layer;  
positioning said semiconductor wafer in a plasma processing chamber;  
flowing an etchant source gas that includes CO, CHF<sub>3</sub>, neon and N<sub>2</sub> into said plasma processing chamber; and  
forming a plasma out of said etchant source gas within said plasma processing chamber to cause etching of said silicon-dioxide-containing layer.

30

22. The method of claim 21 wherein said etchant source gas consists essentially of CO, CHF<sub>3</sub>, neon and N<sub>2</sub>.

1/3




FIG. 1




FIG. 2

2/3




FIG. 3




FIG. 4

3/3




FIG. 5

# INTERNATIONAL SEARCH REPORT

Intern. Appl. No.  
PCT/US 98/26499

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 6 H01L21/311

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 805 485 A (APPLIED MATERIALS INC) 5 November 1997  see page 7, line 46 – page 10, line 15; tables 1-3 ---	1,2,4,5, 10-12, 21,22
A	PATENT ABSTRACTS OF JAPAN vol. 097, no. 010, 31 October 1997 & JP 09 167757 A (SEIKO EPSON CORP), 24 June 1997 see abstract ---	1,11,21
A	PATENT ABSTRACTS OF JAPAN vol. 017, no. 276 (E-1372), 27 May 1993 & JP 05 013593 A (SANYO ELECTRIC CO LTD), 22 January 1993 see abstract ---	1,11,21

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority, claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
29 March 1999	07/04/1999

Name and mailing address of the ISA  
European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.  
Fax: (+31-70) 340-3016

Authorized officer  
Königstein, C

# INTERNATIONAL SEARCH REPORT

Intern. Appl. No  
PCT/US 98/26499

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	LI Y X ET AL: "SELECTIVE REACTIVE ION ETCHING OF SILICON NITRIDE OVER SILICON USING CHF <sub>3</sub> WITH N <sub>2</sub> ADDITION" JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY: PART B, vol. 13, no. 5, 1 September 1995, pages 2008-2012, XP000555606 see the whole document -----	

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

Int'l. Appl. No.

PCT/US 98/26499

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
EP 0805485 A	05-11-1997	US 5843847 A	JP 10041274 A	US 5814563 A	01-12-1998 13-02-1998 29-09-1998